Linux sh52.ich-4.com 5.14.0-611.26.1.el9_7.x86_64 #1 SMP PREEMPT_DYNAMIC Thu Jan 29 05:24:47 EST 2026 x86_64
LiteSpeed
Server IP : 198.143.147.58 & Your IP : 216.73.217.21
Domains :
Cant Read [ /etc/named.conf ]
User : actualbuzz
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
lib /
clang /
20 /
include /
Delete
Unzip
Name
Size
Permission
Date
Action
cuda_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
fuzzer
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
llvm_libc_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
llvm_offload_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
openmp_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
orc
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
ppc_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
profile
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
sanitizer
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
xray
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
zos_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
__clang_cuda_builtin_vars.h
4.78
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_cmath.h
18.06
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_complex_builtins.h
9.36
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_device_functions.h
57.36
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_intrinsics.h
29.87
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_libdevice_declares.h
21.89
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_math.h
16.21
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_math_forward_declares.h
8.27
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_runtime_wrapper.h
17.6
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_texture_intrinsics.h
31.86
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_cmath.h
26.48
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_libdevice_declares.h
19.87
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_math.h
32.78
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_runtime_wrapper.h
4.94
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_stdlib.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
__stdarg___gnuc_va_list.h
467
B
-rw-r--r--
2025-07-08 23:06
__stdarg___va_copy.h
445
B
-rw-r--r--
2025-07-08 23:06
__stdarg_header_macro.h
417
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_arg.h
793
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_copy.h
451
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_list.h
448
B
-rw-r--r--
2025-07-08 23:06
__stddef_header_macro.h
417
B
-rw-r--r--
2025-07-08 23:06
__stddef_max_align_t.h
857
B
-rw-r--r--
2025-07-08 23:06
__stddef_null.h
875
B
-rw-r--r--
2025-07-08 23:06
__stddef_nullptr_t.h
958
B
-rw-r--r--
2025-07-08 23:06
__stddef_offsetof.h
708
B
-rw-r--r--
2025-07-08 23:06
__stddef_ptrdiff_t.h
717
B
-rw-r--r--
2025-07-08 23:06
__stddef_rsize_t.h
710
B
-rw-r--r--
2025-07-08 23:06
__stddef_size_t.h
708
B
-rw-r--r--
2025-07-08 23:06
__stddef_unreachable.h
735
B
-rw-r--r--
2025-07-08 23:06
__stddef_wchar_t.h
853
B
-rw-r--r--
2025-07-08 23:06
__stddef_wint_t.h
443
B
-rw-r--r--
2025-07-08 23:06
__wmmintrin_aes.h
5.15
KB
-rw-r--r--
2025-07-08 23:06
__wmmintrin_pclmul.h
1.99
KB
-rw-r--r--
2025-07-08 23:06
adcintrin.h
5.43
KB
-rw-r--r--
2025-07-08 23:06
adxintrin.h
3.37
KB
-rw-r--r--
2025-07-08 23:06
altivec.h
698.45
KB
-rw-r--r--
2025-07-08 23:06
amdgpuintrin.h
7.4
KB
-rw-r--r--
2025-07-08 23:06
ammintrin.h
7.56
KB
-rw-r--r--
2025-07-08 23:06
amxavx512intrin.h
12.67
KB
-rw-r--r--
2025-07-08 23:06
amxbf16transposeintrin.h
3.44
KB
-rw-r--r--
2025-07-08 23:06
amxcomplexintrin.h
6.81
KB
-rw-r--r--
2025-07-08 23:06
amxcomplextransposeintrin.h
11.78
KB
-rw-r--r--
2025-07-08 23:06
amxfp16intrin.h
3.25
KB
-rw-r--r--
2025-07-08 23:06
amxfp16transposeintrin.h
3.44
KB
-rw-r--r--
2025-07-08 23:06
amxfp8intrin.h
8.63
KB
-rw-r--r--
2025-07-08 23:06
amxintrin.h
19.83
KB
-rw-r--r--
2025-07-08 23:06
amxmovrsintrin.h
2.24
KB
-rw-r--r--
2025-07-08 23:06
amxmovrstransposeintrin.h
9.18
KB
-rw-r--r--
2025-07-08 23:06
amxtf32intrin.h
3.48
KB
-rw-r--r--
2025-07-08 23:06
amxtf32transposeintrin.h
3.56
KB
-rw-r--r--
2025-07-08 23:06
amxtransposeintrin.h
10.6
KB
-rw-r--r--
2025-07-08 23:06
arm64intr.h
993
B
-rw-r--r--
2025-07-08 23:06
arm_acle.h
29.97
KB
-rw-r--r--
2025-07-08 23:06
arm_bf16.h
548
B
-rw-r--r--
2025-09-17 20:10
arm_cde.h
32.67
KB
-rw-r--r--
2025-09-17 20:10
arm_cmse.h
6.21
KB
-rw-r--r--
2025-07-08 23:06
arm_fp16.h
16.94
KB
-rw-r--r--
2025-09-17 20:10
arm_mve.h
1.48
MB
-rw-r--r--
2025-09-17 20:10
arm_neon.h
2.66
MB
-rw-r--r--
2025-09-17 20:10
arm_neon_sve_bridge.h
9.48
KB
-rw-r--r--
2025-07-08 23:06
arm_sme.h
223.36
KB
-rw-r--r--
2025-09-17 20:10
arm_sve.h
2.03
MB
-rw-r--r--
2025-09-17 20:10
arm_vector_types.h
9.86
KB
-rw-r--r--
2025-09-17 20:10
armintr.h
843
B
-rw-r--r--
2025-07-08 23:06
avx10_2_512bf16intrin.h
22.87
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512convertintrin.h
12.88
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512minmaxintrin.h
7.35
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512niintrin.h
13.71
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512satcvtdsintrin.h
13.48
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512satcvtintrin.h
16.6
KB
-rw-r--r--
2025-07-08 23:06
avx10_2bf16intrin.h
43.63
KB
-rw-r--r--
2025-07-08 23:06
avx10_2convertintrin.h
22.75
KB
-rw-r--r--
2025-07-08 23:06
avx10_2copyintrin.h
2.35
KB
-rw-r--r--
2025-07-08 23:06
avx10_2minmaxintrin.h
13.53
KB
-rw-r--r--
2025-07-08 23:06
avx10_2niintrin.h
16.6
KB
-rw-r--r--
2025-07-08 23:06
avx10_2satcvtdsintrin.h
15.36
KB
-rw-r--r--
2025-07-08 23:06
avx10_2satcvtintrin.h
18.87
KB
-rw-r--r--
2025-07-08 23:06
avx2intrin.h
188.12
KB
-rw-r--r--
2025-07-08 23:06
avx512bf16intrin.h
10.58
KB
-rw-r--r--
2025-07-08 23:06
avx512bitalgintrin.h
2.56
KB
-rw-r--r--
2025-07-08 23:06
avx512bwintrin.h
76.02
KB
-rw-r--r--
2025-07-08 23:06
avx512cdintrin.h
4.23
KB
-rw-r--r--
2025-07-08 23:06
avx512dqintrin.h
58.87
KB
-rw-r--r--
2025-07-08 23:06
avx512fintrin.h
383.45
KB
-rw-r--r--
2025-07-08 23:06
avx512fp16intrin.h
156.92
KB
-rw-r--r--
2025-07-08 23:06
avx512ifmaintrin.h
2.6
KB
-rw-r--r--
2025-07-08 23:06
avx512ifmavlintrin.h
4.6
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmi2intrin.h
13.18
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmiintrin.h
3.83
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmivlintrin.h
7.23
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbf16intrin.h
19.46
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbitalgintrin.h
4.52
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbwintrin.h
121.56
KB
-rw-r--r--
2025-07-08 23:06
avx512vlcdintrin.h
7.95
KB
-rw-r--r--
2025-07-08 23:06
avx512vldqintrin.h
46.71
KB
-rw-r--r--
2025-07-08 23:06
avx512vlfp16intrin.h
85.51
KB
-rw-r--r--
2025-07-08 23:06
avx512vlintrin.h
322.6
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvbmi2intrin.h
26.01
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvnniintrin.h
13.41
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvp2intersectintrin.h
4.67
KB
-rw-r--r--
2025-07-08 23:06
avx512vnniintrin.h
4.32
KB
-rw-r--r--
2025-07-08 23:06
avx512vp2intersectintrin.h
3.03
KB
-rw-r--r--
2025-07-08 23:06
avx512vpopcntdqintrin.h
2.3
KB
-rw-r--r--
2025-07-08 23:06
avx512vpopcntdqvlintrin.h
3.86
KB
-rw-r--r--
2025-07-08 23:06
avxifmaintrin.h
5.75
KB
-rw-r--r--
2025-07-08 23:06
avxintrin.h
197.12
KB
-rw-r--r--
2025-07-08 23:06
avxneconvertintrin.h
14.09
KB
-rw-r--r--
2025-07-08 23:06
avxvnniint16intrin.h
15.84
KB
-rw-r--r--
2025-07-08 23:06
avxvnniint8intrin.h
17.02
KB
-rw-r--r--
2025-07-08 23:06
avxvnniintrin.h
10.44
KB
-rw-r--r--
2025-07-08 23:06
bmi2intrin.h
7.37
KB
-rw-r--r--
2025-07-08 23:06
bmiintrin.h
20.02
KB
-rw-r--r--
2025-07-08 23:06
builtins.h
846
B
-rw-r--r--
2025-07-08 23:06
cet.h
1.49
KB
-rw-r--r--
2025-07-08 23:06
cetintrin.h
3.27
KB
-rw-r--r--
2025-07-08 23:06
cldemoteintrin.h
1.18
KB
-rw-r--r--
2025-07-08 23:06
clflushoptintrin.h
1.17
KB
-rw-r--r--
2025-07-08 23:06
clwbintrin.h
1.2
KB
-rw-r--r--
2025-07-08 23:06
clzerointrin.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
cmpccxaddintrin.h
2.33
KB
-rw-r--r--
2025-07-08 23:06
cpuid.h
11.9
KB
-rw-r--r--
2025-07-08 23:06
crc32intrin.h
3.27
KB
-rw-r--r--
2025-07-08 23:06
emmintrin.h
196.89
KB
-rw-r--r--
2025-07-08 23:06
enqcmdintrin.h
2.12
KB
-rw-r--r--
2025-07-08 23:06
f16cintrin.h
5.39
KB
-rw-r--r--
2025-07-08 23:06
float.h
6.43
KB
-rw-r--r--
2025-07-08 23:06
fma4intrin.h
6.82
KB
-rw-r--r--
2025-07-08 23:06
fmaintrin.h
28.65
KB
-rw-r--r--
2025-07-08 23:06
fxsrintrin.h
2.82
KB
-rw-r--r--
2025-07-08 23:06
gfniintrin.h
9.59
KB
-rw-r--r--
2025-07-08 23:06
gpuintrin.h
9.07
KB
-rw-r--r--
2025-07-08 23:06
hexagon_circ_brev_intrinsics.h
15.59
KB
-rw-r--r--
2025-07-08 23:06
hexagon_protos.h
374.42
KB
-rw-r--r--
2025-07-08 23:06
hexagon_types.h
130.38
KB
-rw-r--r--
2025-07-08 23:06
hresetintrin.h
1.36
KB
-rw-r--r--
2025-07-08 23:06
htmintrin.h
6.14
KB
-rw-r--r--
2025-07-08 23:06
htmxlintrin.h
9.01
KB
-rw-r--r--
2025-07-08 23:06
hvx_hexagon_protos.h
275.18
KB
-rw-r--r--
2025-07-08 23:06
ia32intrin.h
25.38
KB
-rw-r--r--
2025-07-08 23:06
immintrin.h
25.46
KB
-rw-r--r--
2025-07-08 23:06
intrin.h
18.16
KB
-rw-r--r--
2025-07-08 23:06
intrin0.h
13.76
KB
-rw-r--r--
2025-07-08 23:06
inttypes.h
2.37
KB
-rw-r--r--
2025-07-08 23:06
invpcidintrin.h
764
B
-rw-r--r--
2025-07-08 23:06
iso646.h
763
B
-rw-r--r--
2025-07-08 23:06
keylockerintrin.h
17.85
KB
-rw-r--r--
2025-07-08 23:06
larchintrin.h
8.5
KB
-rw-r--r--
2025-07-08 23:06
lasxintrin.h
142.14
KB
-rw-r--r--
2025-07-08 23:06
limits.h
3.71
KB
-rw-r--r--
2025-07-08 23:06
lsxintrin.h
134.7
KB
-rw-r--r--
2025-07-08 23:06
lwpintrin.h
5
KB
-rw-r--r--
2025-07-08 23:06
lzcntintrin.h
3.45
KB
-rw-r--r--
2025-07-08 23:06
mm3dnow.h
729
B
-rw-r--r--
2025-07-08 23:06
mm_malloc.h
1.88
KB
-rw-r--r--
2025-07-08 23:06
mmintrin.h
58.6
KB
-rw-r--r--
2025-07-08 23:06
module.modulemap
6.47
KB
-rw-r--r--
2025-07-08 23:06
movdirintrin.h
1.57
KB
-rw-r--r--
2025-07-08 23:06
movrs_avx10_2_512intrin.h
3.88
KB
-rw-r--r--
2025-07-08 23:06
movrs_avx10_2intrin.h
6.87
KB
-rw-r--r--
2025-07-08 23:06
movrsintrin.h
1.98
KB
-rw-r--r--
2025-07-08 23:06
msa.h
25.01
KB
-rw-r--r--
2025-07-08 23:06
mwaitxintrin.h
2.19
KB
-rw-r--r--
2025-07-08 23:06
nmmintrin.h
709
B
-rw-r--r--
2025-07-08 23:06
nvptxintrin.h
7.42
KB
-rw-r--r--
2025-07-08 23:06
omp-tools.h
50.86
KB
-rw-r--r--
2025-09-17 20:37
omp.h
23.36
KB
-rw-r--r--
2025-09-17 20:37
ompt-multiplex.h
51.11
KB
-rw-r--r--
2025-07-08 23:06
ompt.h
50.86
KB
-rw-r--r--
2025-09-17 20:37
ompx.h
7.38
KB
-rw-r--r--
2025-09-17 20:37
opencl-c-base.h
30.94
KB
-rw-r--r--
2025-07-08 23:06
opencl-c.h
874.98
KB
-rw-r--r--
2025-07-08 23:06
pconfigintrin.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
pkuintrin.h
934
B
-rw-r--r--
2025-07-08 23:06
pmmintrin.h
11.12
KB
-rw-r--r--
2025-07-08 23:06
popcntintrin.h
1.9
KB
-rw-r--r--
2025-07-08 23:06
prfchiintrin.h
2.02
KB
-rw-r--r--
2025-07-08 23:06
prfchwintrin.h
2.06
KB
-rw-r--r--
2025-07-08 23:06
ptrauth.h
15.61
KB
-rw-r--r--
2025-07-08 23:06
ptwriteintrin.h
1.05
KB
-rw-r--r--
2025-07-08 23:06
raointintrin.h
6.59
KB
-rw-r--r--
2025-07-08 23:06
rdpruintrin.h
1.59
KB
-rw-r--r--
2025-07-08 23:06
rdseedintrin.h
2.85
KB
-rw-r--r--
2025-07-08 23:06
riscv_bitmanip.h
5.59
KB
-rw-r--r--
2025-07-08 23:06
riscv_corev_alu.h
3.94
KB
-rw-r--r--
2025-07-08 23:06
riscv_crypto.h
5.09
KB
-rw-r--r--
2025-07-08 23:06
riscv_ntlh.h
744
B
-rw-r--r--
2025-07-08 23:06
riscv_vector.h
17.11
KB
-rw-r--r--
2025-09-17 20:11
rtmintrin.h
1.25
KB
-rw-r--r--
2025-07-08 23:06
s390intrin.h
604
B
-rw-r--r--
2025-07-08 23:06
serializeintrin.h
881
B
-rw-r--r--
2025-07-08 23:06
sgxintrin.h
1.77
KB
-rw-r--r--
2025-07-08 23:06
sha512intrin.h
5.95
KB
-rw-r--r--
2025-07-08 23:06
shaintrin.h
7.37
KB
-rw-r--r--
2025-07-08 23:06
sifive_vector.h
6.88
KB
-rw-r--r--
2025-07-08 23:06
sm3intrin.h
7.29
KB
-rw-r--r--
2025-07-08 23:06
sm4evexintrin.h
1.17
KB
-rw-r--r--
2025-07-08 23:06
sm4intrin.h
8.2
KB
-rw-r--r--
2025-07-08 23:06
smmintrin.h
99.34
KB
-rw-r--r--
2025-07-08 23:06
stdalign.h
756
B
-rw-r--r--
2025-07-08 23:06
stdarg.h
2.44
KB
-rw-r--r--
2025-07-08 23:06
stdatomic.h
8.46
KB
-rw-r--r--
2025-07-08 23:06
stdbool.h
1.14
KB
-rw-r--r--
2025-07-08 23:06
stdckdint.h
1.63
KB
-rw-r--r--
2025-07-08 23:06
stddef.h
4.93
KB
-rw-r--r--
2025-07-08 23:06
stdint.h
30.33
KB
-rw-r--r--
2025-07-08 23:06
stdnoreturn.h
1.29
KB
-rw-r--r--
2025-07-08 23:06
tbmintrin.h
3.42
KB
-rw-r--r--
2025-07-08 23:06
tgmath.h
29.68
KB
-rw-r--r--
2025-07-08 23:06
tmmintrin.h
31.18
KB
-rw-r--r--
2025-07-08 23:06
tsxldtrkintrin.h
1.97
KB
-rw-r--r--
2025-07-08 23:06
uintrintrin.h
4.96
KB
-rw-r--r--
2025-07-08 23:06
unwind.h
11.21
KB
-rw-r--r--
2025-07-08 23:06
usermsrintrin.h
1.54
KB
-rw-r--r--
2025-07-08 23:06
vadefs.h
1.39
KB
-rw-r--r--
2025-07-08 23:06
vaesintrin.h
2.61
KB
-rw-r--r--
2025-07-08 23:06
varargs.h
584
B
-rw-r--r--
2025-07-08 23:06
vecintrin.h
419.23
KB
-rw-r--r--
2025-07-08 23:06
velintrin.h
2.1
KB
-rw-r--r--
2025-07-08 23:06
velintrin_approx.h
3.54
KB
-rw-r--r--
2025-07-08 23:06
velintrin_gen.h
69.06
KB
-rw-r--r--
2025-07-08 23:06
vpclmulqdqintrin.h
1.06
KB
-rw-r--r--
2025-07-08 23:06
waitpkgintrin.h
1.33
KB
-rw-r--r--
2025-07-08 23:06
wasm_simd128.h
81.71
KB
-rw-r--r--
2025-07-08 23:06
wbnoinvdintrin.h
749
B
-rw-r--r--
2025-07-08 23:06
wmmintrin.h
659
B
-rw-r--r--
2025-07-08 23:06
x86gprintrin.h
2.22
KB
-rw-r--r--
2025-07-08 23:06
x86intrin.h
1.38
KB
-rw-r--r--
2025-07-08 23:06
xmmintrin.h
117.43
KB
-rw-r--r--
2025-07-08 23:06
xopintrin.h
19.96
KB
-rw-r--r--
2025-07-08 23:06
xsavecintrin.h
2.51
KB
-rw-r--r--
2025-07-08 23:06
xsaveintrin.h
1.64
KB
-rw-r--r--
2025-07-08 23:06
xsaveoptintrin.h
1
KB
-rw-r--r--
2025-07-08 23:06
xsavesintrin.h
1.24
KB
-rw-r--r--
2025-07-08 23:06
xtestintrin.h
873
B
-rw-r--r--
2025-07-08 23:06
yvals_core.h
687
B
-rw-r--r--
2025-07-08 23:06
Save
Rename
/*===-------------- avx10_2bf16intrin.h - AVX10-BF16 intrinsics ------------=== * * Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. * See https://llvm.org/LICENSE.txt for license information. * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception * *===-----------------------------------------------------------------------=== */ #ifndef __IMMINTRIN_H #error \ "Never use <avx10_2bf16intrin.h> directly; include <immintrin.h> instead." #endif #ifdef __SSE2__ #ifndef __AVX10_2BF16INTRIN_H #define __AVX10_2BF16INTRIN_H typedef __bf16 __m128bh_u __attribute__((__vector_size__(16), __aligned__(1))); typedef __bf16 __m256bh_u __attribute__((__vector_size__(32), __aligned__(1))); /* Define the default attributes for the functions in this file. */ #define __DEFAULT_FN_ATTRS256 \ __attribute__((__always_inline__, __nodebug__, __target__("avx10.2-256"), \ __min_vector_width__(256))) #define __DEFAULT_FN_ATTRS128 \ __attribute__((__always_inline__, __nodebug__, __target__("avx10.2-256"), \ __min_vector_width__(128))) static __inline __m256bh __DEFAULT_FN_ATTRS256 _mm256_setzero_pbh(void) { return __builtin_bit_cast(__m256bh, _mm256_setzero_ps()); } static __inline __m128bh __DEFAULT_FN_ATTRS128 _mm_setzero_pbh(void) { return __builtin_bit_cast(__m128bh, _mm_setzero_ps()); } static __inline__ __m128 __DEFAULT_FN_ATTRS128 _mm_castbf16_ps(__m128bh __a) { return (__m128)__a; } static __inline__ __m256 __DEFAULT_FN_ATTRS256 _mm256_castbf16_ps(__m256bh __a) { return (__m256)__a; } static __inline__ __m256d __DEFAULT_FN_ATTRS256 _mm256_castbf16_pd(__m256bh __a) { return (__m256d)__a; } static __inline__ __m128d __DEFAULT_FN_ATTRS128 _mm_castbf16_pd(__m128bh __a) { return (__m128d)__a; } static __inline__ __m128i __DEFAULT_FN_ATTRS128 _mm_castbf16_si128(__m128bh __a) { return (__m128i)__a; } static __inline__ __m256i __DEFAULT_FN_ATTRS256 _mm256_castbf16_si256(__m256bh __a) { return (__m256i)__a; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_castps_pbh(__m128 __a) { return (__m128bh)__a; } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_castps_pbh(__m256 __a) { return (__m256bh)__a; } static __inline__ __bf16 __DEFAULT_FN_ATTRS128 _mm_cvtsbh_bf16(__m128bh __a) { return __a[0]; } static __inline__ __bf16 __DEFAULT_FN_ATTRS256 _mm256_cvtsbh_bf16(__m256bh __a) { return __a[0]; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_castpd_pbh(__m128d __a) { return (__m128bh)__a; } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_castpd_pbh(__m256d __a) { return (__m256bh)__a; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_castsi128_pbh(__m128i __a) { return (__m128bh)__a; } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_castsi256_pbh(__m256i __a) { return (__m256bh)__a; } static __inline__ __m128bh __DEFAULT_FN_ATTRS256 _mm256_castbf16256_pbh128(__m256bh __a) { return __builtin_shufflevector(__a, __a, 0, 1, 2, 3, 4, 5, 6, 7); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_castbf16128_pbh256(__m128bh __a) { return __builtin_shufflevector(__a, __a, 0, 1, 2, 3, 4, 5, 6, 7, -1, -1, -1, -1, -1, -1, -1, -1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_zextbf16128_pbh256(__m128bh __a) { return __builtin_shufflevector(__a, (__v8bf)_mm_setzero_pbh(), 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_undefined_pbh(void) { return (__m256bh)__builtin_ia32_undef256(); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_load_sbh(void const *__dp) { __m128bh src = (__v8bf)_mm_setzero_pbh(); return (__m128bh)__builtin_ia32_loadsbf16128_mask((const __v8bf *)__dp, src, 1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_load_sbh(__m128bh __W, __mmask8 __U, const void *__A) { __m128bh src = (__v8bf)__builtin_shufflevector( (__v8bf)__W, (__v8bf)_mm_setzero_pbh(), 0, 8, 8, 8, 8, 8, 8, 8); return (__m128bh)__builtin_ia32_loadsbf16128_mask((const __v8bf *)__A, src, __U & 1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_load_sbh(__mmask8 __U, const void *__A) { return (__m128bh)__builtin_ia32_loadsbf16128_mask( (const __v8bf *)__A, (__v8bf)_mm_setzero_pbh(), __U & 1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_load_pbh(void const *__p) { return *(const __m256bh *)__p; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_load_pbh(void const *__p) { return *(const __m128bh *)__p; } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_loadu_pbh(void const *__p) { struct __loadu_pbh { __m256bh_u __v; } __attribute__((__packed__, __may_alias__)); return ((const struct __loadu_pbh *)__p)->__v; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_loadu_pbh(void const *__p) { struct __loadu_pbh { __m128bh_u __v; } __attribute__((__packed__, __may_alias__)); return ((const struct __loadu_pbh *)__p)->__v; } static __inline__ void __DEFAULT_FN_ATTRS128 _mm_store_sbh(void *__dp, __m128bh __a) { struct __mm_store_sbh_struct { __bf16 __u; } __attribute__((__packed__, __may_alias__)); ((struct __mm_store_sbh_struct *)__dp)->__u = __a[0]; } static __inline__ void __DEFAULT_FN_ATTRS128 _mm_mask_store_sbh(void *__W, __mmask8 __U, __m128bh __A) { __builtin_ia32_storesbf16128_mask((__v8bf *)__W, __A, __U & 1); } static __inline__ void __DEFAULT_FN_ATTRS256 _mm256_store_pbh(void *__P, __m256bh __A) { *(__m256bh *)__P = __A; } static __inline__ void __DEFAULT_FN_ATTRS128 _mm_store_pbh(void *__P, __m128bh __A) { *(__m128bh *)__P = __A; } static __inline__ void __DEFAULT_FN_ATTRS256 _mm256_storeu_pbh(void *__P, __m256bh __A) { struct __storeu_pbh { __m256bh_u __v; } __attribute__((__packed__, __may_alias__)); ((struct __storeu_pbh *)__P)->__v = __A; } static __inline__ void __DEFAULT_FN_ATTRS128 _mm_storeu_pbh(void *__P, __m128bh __A) { struct __storeu_pbh { __m128bh_u __v; } __attribute__((__packed__, __may_alias__)); ((struct __storeu_pbh *)__P)->__v = __A; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_move_sbh(__m128bh __a, __m128bh __b) { __a[0] = __b[0]; return __a; } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_move_sbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return __builtin_ia32_selectsbf_128(__U, _mm_move_sbh(__A, __B), __W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_move_sbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return __builtin_ia32_selectsbf_128(__U, _mm_move_sbh(__A, __B), _mm_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_undefined_pbh(void) { return (__m128bh)__builtin_ia32_undef128(); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_set_sbh(__bf16 bf) { return (__v8bf)__builtin_shufflevector( (__v8bf){bf, bf, bf, bf, bf, bf, bf, bf}, (__v8bf)_mm_setzero_pbh(), 0, 8, 8, 8, 8, 8, 8, 8); } static __inline __m128bh __DEFAULT_FN_ATTRS128 _mm_set1_pbh(__bf16 bf) { return (__m128bh)(__v8bf){bf, bf, bf, bf, bf, bf, bf, bf}; } static __inline __m256bh __DEFAULT_FN_ATTRS256 _mm256_set1_pbh(__bf16 bf) { return (__m256bh)(__v16bf){bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf, bf}; } static __inline __m128bh __DEFAULT_FN_ATTRS128 _mm_set_pbh(__bf16 bf1, __bf16 bf2, __bf16 bf3, __bf16 bf4, __bf16 bf5, __bf16 bf6, __bf16 bf7, __bf16 bf8) { return (__m128bh)(__v8bf){bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8}; } static __inline __m256bh __DEFAULT_FN_ATTRS256 _mm256_set_pbh( __bf16 bf1, __bf16 bf2, __bf16 bf3, __bf16 bf4, __bf16 bf5, __bf16 bf6, __bf16 bf7, __bf16 bf8, __bf16 bf9, __bf16 bf10, __bf16 bf11, __bf16 bf12, __bf16 bf13, __bf16 bf14, __bf16 bf15, __bf16 bf16) { return (__m256bh)(__v16bf){bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8, bf9, bf10, bf11, bf12, bf13, bf14, bf15, bf16}; } #define _mm_setr_pbh(bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8) \ _mm_set_pbh((bf8), (bf7), (bf6), (bf5), (bf4), (bf3), (bf2), (bf1)) #define _mm256_setr_pbh(bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8, bf9, bf10, \ bf11, bf12, bf13, bf14, bf15, bf16) \ _mm256_set_pbh((bf16), (bf15), (bf14), (bf13), (bf12), (bf11), (bf10), \ (bf9), (bf8), (bf7), (bf6), (bf5), (bf4), (bf3), (bf2), \ (bf1)) static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_abs_pbh(__m256bh __A) { return (__m256bh)_mm256_and_epi32(_mm256_set1_epi32(0x7FFF7FFF), (__m256i)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_abs_pbh(__m128bh __A) { return (__m128bh)_mm_and_epi32(_mm_set1_epi32(0x7FFF7FFF), (__m128i)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_blend_pbh(__mmask8 __U, __m128bh __A, __m128bh __W) { return (__m128bh)__builtin_ia32_selectpbf_128((__mmask8)__U, (__v8bf)__W, (__v8bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_blend_pbh(__mmask16 __U, __m256bh __A, __m256bh __W) { return (__m256bh)__builtin_ia32_selectpbf_256((__mmask16)__U, (__v16bf)__W, (__v16bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_permutex2var_pbh(__m128bh __A, __m128i __I, __m128bh __B) { return (__m128bh)__builtin_ia32_vpermi2varhi128((__v8hi)__A, (__v8hi)__I, (__v8hi)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_permutex2var_pbh(__m256bh __A, __m256i __I, __m256bh __B) { return (__m256bh)__builtin_ia32_vpermi2varhi256((__v16hi)__A, (__v16hi)__I, (__v16hi)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_permutexvar_pbh(__m128i __A, __m128bh __B) { return (__m128bh)__builtin_ia32_permvarhi128((__v8hi)__B, (__v8hi)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_permutexvar_pbh(__m256i __A, __m256bh __B) { return (__m256bh)__builtin_ia32_permvarhi256((__v16hi)__B, (__v16hi)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_add_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)((__v16bf)__A + (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_add_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_add_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_add_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_add_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_add_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)((__v8bf)__A + (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_add_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_add_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_add_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_add_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_sub_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)((__v16bf)__A - (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_sub_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_sub_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_sub_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_sub_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_sub_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)((__v8bf)__A - (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_sub_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_sub_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_sub_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_sub_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mul_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)((__v16bf)__A * (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_mul_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_mul_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_mul_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_mul_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mul_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)((__v8bf)__A * (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_mul_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_mul_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_mul_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_mul_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_div_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)((__v16bf)__A / (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_div_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_div_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_div_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_div_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_div_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)((__v8bf)__A / (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_div_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_div_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_div_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_div_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_max_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_vmaxbf16256((__v16bf)__A, (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_max_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_max_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_max_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_max_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_max_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_vmaxbf16128((__v8bf)__A, (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_max_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_max_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_max_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_max_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_min_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_vminbf16256((__v16bf)__A, (__v16bf)__B); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_min_pbh(__m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_min_pbh(__A, __B), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_min_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_min_pbh(__A, __B), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_min_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_vminbf16128((__v8bf)__A, (__v8bf)__B); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_min_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_min_pbh(__A, __B), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_min_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_min_pbh(__A, __B), (__v8bf)_mm_setzero_pbh()); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comieq_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16eq((__v8bf)A, (__v8bf)B); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comilt_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16lt((__v8bf)A, (__v8bf)B); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comile_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16le((__v8bf)A, (__v8bf)B); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comigt_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16gt((__v8bf)A, (__v8bf)B); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comige_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16ge((__v8bf)A, (__v8bf)B); } static __inline__ int __DEFAULT_FN_ATTRS128 _mm_comineq_sbh(__m128bh A, __m128bh B) { return __builtin_ia32_vcomisbf16neq((__v8bf)A, (__v8bf)B); } #define _mm256_cmp_pbh_mask(__A, __B, __P) \ ((__mmask16)__builtin_ia32_vcmpbf16256_mask((__v16bf)(__m256bh)(__A), \ (__v16bf)(__m256bh)(__B), \ (int)(__P), (__mmask16) - 1)) #define _mm256_mask_cmp_pbh_mask(__U, __A, __B, __P) \ ((__mmask16)__builtin_ia32_vcmpbf16256_mask((__v16bf)(__m256bh)(__A), \ (__v16bf)(__m256bh)(__B), \ (int)(__P), (__mmask16)(__U))) #define _mm_cmp_pbh_mask(__A, __B, __P) \ ((__mmask8)__builtin_ia32_vcmpbf16128_mask((__v8bf)(__m128bh)(__A), \ (__v8bf)(__m128bh)(__B), \ (int)(__P), (__mmask8) - 1)) #define _mm_mask_cmp_pbh_mask(__U, __A, __B, __P) \ ((__mmask8)__builtin_ia32_vcmpbf16128_mask((__v8bf)(__m128bh)(__A), \ (__v8bf)(__m128bh)(__B), \ (int)(__P), (__mmask8)(__U))) #define _mm256_mask_fpclass_pbh_mask(__U, __A, imm) \ ((__mmask16)__builtin_ia32_vfpclassbf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__mmask16)(__U))) #define _mm256_fpclass_pbh_mask(__A, imm) \ ((__mmask16)__builtin_ia32_vfpclassbf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__mmask16) - 1)) #define _mm_mask_fpclass_pbh_mask(__U, __A, imm) \ ((__mmask8)__builtin_ia32_vfpclassbf16128_mask((__v8bf)(__m128bh)(__A), \ (int)(imm), (__mmask8)(__U))) #define _mm_fpclass_pbh_mask(__A, imm) \ ((__mmask8)__builtin_ia32_vfpclassbf16128_mask((__v8bf)(__m128bh)(__A), \ (int)(imm), (__mmask8) - 1)) static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_scalef_pbh(__m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_vscalefbf16256_mask( (__v16bf)__A, (__v16bf)__B, (__v16bf)_mm256_undefined_pbh(), (__mmask16)-1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_scalef_pbh( __m256bh __W, __mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_vscalefbf16256_mask( (__v16bf)__A, (__v16bf)__B, (__v16bf)__W, (__mmask16)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_scalef_pbh(__mmask16 __U, __m256bh __A, __m256bh __B) { return (__m256bh)__builtin_ia32_vscalefbf16256_mask( (__v16bf)__A, (__v16bf)__B, (__v16bf)_mm256_setzero_pbh(), (__mmask16)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_scalef_pbh(__m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_vscalefbf16128_mask( (__v8bf)__A, (__v8bf)__B, (__v8bf)_mm_undefined_pbh(), (__mmask8)-1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_scalef_pbh(__m128bh __W, __mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_vscalefbf16128_mask( (__v8bf)__A, (__v8bf)__B, (__v8bf)__W, (__mmask8)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_scalef_pbh(__mmask8 __U, __m128bh __A, __m128bh __B) { return (__m128bh)__builtin_ia32_vscalefbf16128_mask( (__v8bf)__A, (__v8bf)__B, (__v8bf)_mm_setzero_pbh(), (__mmask8)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_rcp_pbh(__m256bh __A) { return (__m256bh)__builtin_ia32_vrcpbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (__mmask16)-1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_rcp_pbh(__m256bh __W, __mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vrcpbf16256_mask((__v16bf)__A, (__v16bf)__W, (__mmask16)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_rcp_pbh(__mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vrcpbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (__mmask16)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_rcp_pbh(__m128bh __A) { return (__m128bh)__builtin_ia32_vrcpbf16128_mask( (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (__mmask8)-1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_rcp_pbh(__m128bh __W, __mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vrcpbf16128_mask((__v8bf)__A, (__v8bf)__W, (__mmask8)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_rcp_pbh(__mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vrcpbf16128_mask( (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (__mmask8)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_getexp_pbh(__m256bh __A) { return (__m256bh)__builtin_ia32_vgetexpbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (__mmask16)-1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_getexp_pbh(__m256bh __W, __mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vgetexpbf16256_mask( (__v16bf)__A, (__v16bf)__W, (__mmask16)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_getexp_pbh(__mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vgetexpbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (__mmask16)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_getexp_pbh(__m128bh __A) { return (__m128bh)__builtin_ia32_vgetexpbf16128_mask( (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (__mmask8)-1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_getexp_pbh(__m128bh __W, __mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vgetexpbf16128_mask((__v8bf)__A, (__v8bf)__W, (__mmask8)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_getexp_pbh(__mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vgetexpbf16128_mask( (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (__mmask8)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_rsqrt_pbh(__m256bh __A) { return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (__mmask16)-1); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_rsqrt_pbh(__m256bh __W, __mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask((__v16bf)__A, (__v16bf)__W, (__mmask16)__U); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_rsqrt_pbh(__mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask( (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (__mmask16)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_rsqrt_pbh(__m128bh __A) { return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask( (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (__mmask8)-1); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_rsqrt_pbh(__m128bh __W, __mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask((__v8bf)__A, (__v8bf)__W, (__mmask8)__U); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_rsqrt_pbh(__mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask( (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (__mmask8)__U); } #define _mm256_reduce_pbh(__A, imm) \ ((__m256bh)__builtin_ia32_vreducebf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_undefined_pbh(), \ (__mmask16) - 1)) #define _mm256_mask_reduce_pbh(__W, __U, __A, imm) \ ((__m256bh)__builtin_ia32_vreducebf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)(__m256bh)(__W), \ (__mmask16)(__U))) #define _mm256_maskz_reduce_pbh(__U, __A, imm) \ ((__m256bh)__builtin_ia32_vreducebf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \ (__mmask16)(__U))) #define _mm_reduce_pbh(__A, imm) \ ((__m128bh)__builtin_ia32_vreducebf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_undefined_pbh(), \ (__mmask8) - 1)) #define _mm_mask_reduce_pbh(__W, __U, __A, imm) \ ((__m128bh)__builtin_ia32_vreducebf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)(__m128bh)(__W), \ (__mmask8)(__U))) #define _mm_maskz_reduce_pbh(__U, __A, imm) \ ((__m128bh)__builtin_ia32_vreducebf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \ (__mmask8)(__U))) #define _mm256_roundscale_pbh(__A, imm) \ ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \ (__mmask16) - 1)) #define _mm256_mask_roundscale_pbh(__W, __U, __A, imm) \ ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)(__m256bh)(__W), \ (__mmask16)(__U))) #define _mm256_maskz_roundscale_pbh(__U, __A, imm) \ ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \ (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \ (__mmask16)(__U))) #define _mm_roundscale_pbh(__A, imm) \ ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \ (__mmask8) - 1)) #define _mm_mask_roundscale_pbh(__W, __U, __A, imm) \ ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)(__m128bh)(__W), \ (__mmask8)(__U))) #define _mm_maskz_roundscale_pbh(__U, __A, imm) \ ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \ (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \ (__mmask8)(__U))) #define _mm256_getmant_pbh(__A, __B, __C) \ ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v16bf)_mm256_undefined_pbh(), (__mmask16) - 1)) #define _mm256_mask_getmant_pbh(__W, __U, __A, __B, __C) \ ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v16bf)(__m256bh)(__W), (__mmask16)(__U))) #define _mm256_maskz_getmant_pbh(__U, __A, __B, __C) \ ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \ (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v16bf)_mm256_setzero_pbh(), (__mmask16)(__U))) #define _mm_getmant_pbh(__A, __B, __C) \ ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v8bf)_mm_undefined_pbh(), (__mmask8) - 1)) #define _mm_mask_getmant_pbh(__W, __U, __A, __B, __C) \ ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v8bf)(__m128bh)(__W), (__mmask8)(__U))) #define _mm_maskz_getmant_pbh(__U, __A, __B, __C) \ ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \ (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \ (__v8bf)_mm_setzero_pbh(), (__mmask8)(__U))) static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_sqrt_pbh(__m256bh __A) { return (__m256bh)__builtin_ia32_vsqrtbf16256((__v16bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_sqrt_pbh(__m256bh __W, __mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, (__v16bf)_mm256_sqrt_pbh(__A), (__v16bf)__W); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_sqrt_pbh(__mmask16 __U, __m256bh __A) { return (__m256bh)__builtin_ia32_selectpbf_256((__mmask16)__U, (__v16bf)_mm256_sqrt_pbh(__A), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_sqrt_pbh(__m128bh __A) { return (__m128bh)__builtin_ia32_vsqrtbf16((__v8bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_sqrt_pbh(__m128bh __W, __mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_sqrt_pbh(__A), (__v8bf)__W); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_sqrt_pbh(__mmask8 __U, __m128bh __A) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, (__v8bf)_mm_sqrt_pbh(__A), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_fmadd_pbh(__m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_vfmaddnepbh256((__v16bf)__A, (__v16bf)__B, (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_fmadd_pbh(__m256bh __A, __mmask16 __U, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask3_fmadd_pbh( __m256bh __A, __m256bh __B, __m256bh __C, __mmask16 __U) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_fmadd_pbh( __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_fmsub_pbh(__m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_vfmaddnepbh256((__v16bf)__A, (__v16bf)__B, -(__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_fmsub_pbh(__m256bh __A, __mmask16 __U, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask3_fmsub_pbh( __m256bh __A, __m256bh __B, __m256bh __C, __mmask16 __U) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_fmsub_pbh( __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_fnmadd_pbh(__m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_vfmaddnepbh256((__v16bf)__A, -(__v16bf)__B, (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_fnmadd_pbh( __m256bh __A, __mmask16 __U, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask3_fnmadd_pbh( __m256bh __A, __m256bh __B, __m256bh __C, __mmask16 __U) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_fnmadd_pbh( __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_fnmsub_pbh(__m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_vfmaddnepbh256((__v16bf)__A, -(__v16bf)__B, -(__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask_fnmsub_pbh( __m256bh __A, __mmask16 __U, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_mask3_fnmsub_pbh( __m256bh __A, __m256bh __B, __m256bh __C, __mmask16 __U) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C); } static __inline__ __m256bh __DEFAULT_FN_ATTRS256 _mm256_maskz_fnmsub_pbh( __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) { return (__m256bh)__builtin_ia32_selectpbf_256( (__mmask16)__U, _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)_mm256_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_fmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_vfmaddnepbh128((__v8bf)__A, (__v8bf)__B, (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_fmadd_pbh(__m128bh __A, __mmask8 __U, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask3_fmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C, __mmask8 __U) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_fmadd_pbh(__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_fmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_vfmaddnepbh128((__v8bf)__A, (__v8bf)__B, -(__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_fmsub_pbh(__m128bh __A, __mmask8 __U, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask3_fmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C, __mmask8 __U) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_fmsub_pbh(__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_fnmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_vfmaddnepbh128((__v8bf)__A, -(__v8bf)__B, (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_fnmadd_pbh(__m128bh __A, __mmask8 __U, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask3_fnmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C, __mmask8 __U) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_fnmadd_pbh(__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)_mm_setzero_pbh()); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_fnmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_vfmaddnepbh128((__v8bf)__A, -(__v8bf)__B, -(__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask_fnmsub_pbh(__m128bh __A, __mmask8 __U, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__A); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_mask3_fnmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C, __mmask8 __U) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)__C); } static __inline__ __m128bh __DEFAULT_FN_ATTRS128 _mm_maskz_fnmsub_pbh(__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) { return (__m128bh)__builtin_ia32_selectpbf_128( (__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C), (__v8bf)_mm_setzero_pbh()); } #undef __DEFAULT_FN_ATTRS128 #undef __DEFAULT_FN_ATTRS256 #endif #endif