Linux sh52.ich-4.com 5.14.0-611.26.1.el9_7.x86_64 #1 SMP PREEMPT_DYNAMIC Thu Jan 29 05:24:47 EST 2026 x86_64
LiteSpeed
Server IP : 198.143.147.58 & Your IP : 216.73.217.21
Domains :
Cant Read [ /etc/named.conf ]
User : actualbuzz
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
lib /
clang /
20 /
include /
Delete
Unzip
Name
Size
Permission
Date
Action
cuda_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
fuzzer
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
llvm_libc_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
llvm_offload_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
openmp_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
orc
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
ppc_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
profile
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
sanitizer
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
xray
[ DIR ]
drwxr-xr-x
2026-02-03 15:08
zos_wrappers
[ DIR ]
drwxr-xr-x
2026-02-03 15:09
__clang_cuda_builtin_vars.h
4.78
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_cmath.h
18.06
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_complex_builtins.h
9.36
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_device_functions.h
57.36
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_intrinsics.h
29.87
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_libdevice_declares.h
21.89
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_math.h
16.21
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_math_forward_declares.h
8.27
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_runtime_wrapper.h
17.6
KB
-rw-r--r--
2025-07-08 23:06
__clang_cuda_texture_intrinsics.h
31.86
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_cmath.h
26.48
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_libdevice_declares.h
19.87
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_math.h
32.78
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_runtime_wrapper.h
4.94
KB
-rw-r--r--
2025-07-08 23:06
__clang_hip_stdlib.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
__stdarg___gnuc_va_list.h
467
B
-rw-r--r--
2025-07-08 23:06
__stdarg___va_copy.h
445
B
-rw-r--r--
2025-07-08 23:06
__stdarg_header_macro.h
417
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_arg.h
793
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_copy.h
451
B
-rw-r--r--
2025-07-08 23:06
__stdarg_va_list.h
448
B
-rw-r--r--
2025-07-08 23:06
__stddef_header_macro.h
417
B
-rw-r--r--
2025-07-08 23:06
__stddef_max_align_t.h
857
B
-rw-r--r--
2025-07-08 23:06
__stddef_null.h
875
B
-rw-r--r--
2025-07-08 23:06
__stddef_nullptr_t.h
958
B
-rw-r--r--
2025-07-08 23:06
__stddef_offsetof.h
708
B
-rw-r--r--
2025-07-08 23:06
__stddef_ptrdiff_t.h
717
B
-rw-r--r--
2025-07-08 23:06
__stddef_rsize_t.h
710
B
-rw-r--r--
2025-07-08 23:06
__stddef_size_t.h
708
B
-rw-r--r--
2025-07-08 23:06
__stddef_unreachable.h
735
B
-rw-r--r--
2025-07-08 23:06
__stddef_wchar_t.h
853
B
-rw-r--r--
2025-07-08 23:06
__stddef_wint_t.h
443
B
-rw-r--r--
2025-07-08 23:06
__wmmintrin_aes.h
5.15
KB
-rw-r--r--
2025-07-08 23:06
__wmmintrin_pclmul.h
1.99
KB
-rw-r--r--
2025-07-08 23:06
adcintrin.h
5.43
KB
-rw-r--r--
2025-07-08 23:06
adxintrin.h
3.37
KB
-rw-r--r--
2025-07-08 23:06
altivec.h
698.45
KB
-rw-r--r--
2025-07-08 23:06
amdgpuintrin.h
7.4
KB
-rw-r--r--
2025-07-08 23:06
ammintrin.h
7.56
KB
-rw-r--r--
2025-07-08 23:06
amxavx512intrin.h
12.67
KB
-rw-r--r--
2025-07-08 23:06
amxbf16transposeintrin.h
3.44
KB
-rw-r--r--
2025-07-08 23:06
amxcomplexintrin.h
6.81
KB
-rw-r--r--
2025-07-08 23:06
amxcomplextransposeintrin.h
11.78
KB
-rw-r--r--
2025-07-08 23:06
amxfp16intrin.h
3.25
KB
-rw-r--r--
2025-07-08 23:06
amxfp16transposeintrin.h
3.44
KB
-rw-r--r--
2025-07-08 23:06
amxfp8intrin.h
8.63
KB
-rw-r--r--
2025-07-08 23:06
amxintrin.h
19.83
KB
-rw-r--r--
2025-07-08 23:06
amxmovrsintrin.h
2.24
KB
-rw-r--r--
2025-07-08 23:06
amxmovrstransposeintrin.h
9.18
KB
-rw-r--r--
2025-07-08 23:06
amxtf32intrin.h
3.48
KB
-rw-r--r--
2025-07-08 23:06
amxtf32transposeintrin.h
3.56
KB
-rw-r--r--
2025-07-08 23:06
amxtransposeintrin.h
10.6
KB
-rw-r--r--
2025-07-08 23:06
arm64intr.h
993
B
-rw-r--r--
2025-07-08 23:06
arm_acle.h
29.97
KB
-rw-r--r--
2025-07-08 23:06
arm_bf16.h
548
B
-rw-r--r--
2025-09-17 20:10
arm_cde.h
32.67
KB
-rw-r--r--
2025-09-17 20:10
arm_cmse.h
6.21
KB
-rw-r--r--
2025-07-08 23:06
arm_fp16.h
16.94
KB
-rw-r--r--
2025-09-17 20:10
arm_mve.h
1.48
MB
-rw-r--r--
2025-09-17 20:10
arm_neon.h
2.66
MB
-rw-r--r--
2025-09-17 20:10
arm_neon_sve_bridge.h
9.48
KB
-rw-r--r--
2025-07-08 23:06
arm_sme.h
223.36
KB
-rw-r--r--
2025-09-17 20:10
arm_sve.h
2.03
MB
-rw-r--r--
2025-09-17 20:10
arm_vector_types.h
9.86
KB
-rw-r--r--
2025-09-17 20:10
armintr.h
843
B
-rw-r--r--
2025-07-08 23:06
avx10_2_512bf16intrin.h
22.87
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512convertintrin.h
12.88
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512minmaxintrin.h
7.35
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512niintrin.h
13.71
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512satcvtdsintrin.h
13.48
KB
-rw-r--r--
2025-07-08 23:06
avx10_2_512satcvtintrin.h
16.6
KB
-rw-r--r--
2025-07-08 23:06
avx10_2bf16intrin.h
43.63
KB
-rw-r--r--
2025-07-08 23:06
avx10_2convertintrin.h
22.75
KB
-rw-r--r--
2025-07-08 23:06
avx10_2copyintrin.h
2.35
KB
-rw-r--r--
2025-07-08 23:06
avx10_2minmaxintrin.h
13.53
KB
-rw-r--r--
2025-07-08 23:06
avx10_2niintrin.h
16.6
KB
-rw-r--r--
2025-07-08 23:06
avx10_2satcvtdsintrin.h
15.36
KB
-rw-r--r--
2025-07-08 23:06
avx10_2satcvtintrin.h
18.87
KB
-rw-r--r--
2025-07-08 23:06
avx2intrin.h
188.12
KB
-rw-r--r--
2025-07-08 23:06
avx512bf16intrin.h
10.58
KB
-rw-r--r--
2025-07-08 23:06
avx512bitalgintrin.h
2.56
KB
-rw-r--r--
2025-07-08 23:06
avx512bwintrin.h
76.02
KB
-rw-r--r--
2025-07-08 23:06
avx512cdintrin.h
4.23
KB
-rw-r--r--
2025-07-08 23:06
avx512dqintrin.h
58.87
KB
-rw-r--r--
2025-07-08 23:06
avx512fintrin.h
383.45
KB
-rw-r--r--
2025-07-08 23:06
avx512fp16intrin.h
156.92
KB
-rw-r--r--
2025-07-08 23:06
avx512ifmaintrin.h
2.6
KB
-rw-r--r--
2025-07-08 23:06
avx512ifmavlintrin.h
4.6
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmi2intrin.h
13.18
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmiintrin.h
3.83
KB
-rw-r--r--
2025-07-08 23:06
avx512vbmivlintrin.h
7.23
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbf16intrin.h
19.46
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbitalgintrin.h
4.52
KB
-rw-r--r--
2025-07-08 23:06
avx512vlbwintrin.h
121.56
KB
-rw-r--r--
2025-07-08 23:06
avx512vlcdintrin.h
7.95
KB
-rw-r--r--
2025-07-08 23:06
avx512vldqintrin.h
46.71
KB
-rw-r--r--
2025-07-08 23:06
avx512vlfp16intrin.h
85.51
KB
-rw-r--r--
2025-07-08 23:06
avx512vlintrin.h
322.6
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvbmi2intrin.h
26.01
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvnniintrin.h
13.41
KB
-rw-r--r--
2025-07-08 23:06
avx512vlvp2intersectintrin.h
4.67
KB
-rw-r--r--
2025-07-08 23:06
avx512vnniintrin.h
4.32
KB
-rw-r--r--
2025-07-08 23:06
avx512vp2intersectintrin.h
3.03
KB
-rw-r--r--
2025-07-08 23:06
avx512vpopcntdqintrin.h
2.3
KB
-rw-r--r--
2025-07-08 23:06
avx512vpopcntdqvlintrin.h
3.86
KB
-rw-r--r--
2025-07-08 23:06
avxifmaintrin.h
5.75
KB
-rw-r--r--
2025-07-08 23:06
avxintrin.h
197.12
KB
-rw-r--r--
2025-07-08 23:06
avxneconvertintrin.h
14.09
KB
-rw-r--r--
2025-07-08 23:06
avxvnniint16intrin.h
15.84
KB
-rw-r--r--
2025-07-08 23:06
avxvnniint8intrin.h
17.02
KB
-rw-r--r--
2025-07-08 23:06
avxvnniintrin.h
10.44
KB
-rw-r--r--
2025-07-08 23:06
bmi2intrin.h
7.37
KB
-rw-r--r--
2025-07-08 23:06
bmiintrin.h
20.02
KB
-rw-r--r--
2025-07-08 23:06
builtins.h
846
B
-rw-r--r--
2025-07-08 23:06
cet.h
1.49
KB
-rw-r--r--
2025-07-08 23:06
cetintrin.h
3.27
KB
-rw-r--r--
2025-07-08 23:06
cldemoteintrin.h
1.18
KB
-rw-r--r--
2025-07-08 23:06
clflushoptintrin.h
1.17
KB
-rw-r--r--
2025-07-08 23:06
clwbintrin.h
1.2
KB
-rw-r--r--
2025-07-08 23:06
clzerointrin.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
cmpccxaddintrin.h
2.33
KB
-rw-r--r--
2025-07-08 23:06
cpuid.h
11.9
KB
-rw-r--r--
2025-07-08 23:06
crc32intrin.h
3.27
KB
-rw-r--r--
2025-07-08 23:06
emmintrin.h
196.89
KB
-rw-r--r--
2025-07-08 23:06
enqcmdintrin.h
2.12
KB
-rw-r--r--
2025-07-08 23:06
f16cintrin.h
5.39
KB
-rw-r--r--
2025-07-08 23:06
float.h
6.43
KB
-rw-r--r--
2025-07-08 23:06
fma4intrin.h
6.82
KB
-rw-r--r--
2025-07-08 23:06
fmaintrin.h
28.65
KB
-rw-r--r--
2025-07-08 23:06
fxsrintrin.h
2.82
KB
-rw-r--r--
2025-07-08 23:06
gfniintrin.h
9.59
KB
-rw-r--r--
2025-07-08 23:06
gpuintrin.h
9.07
KB
-rw-r--r--
2025-07-08 23:06
hexagon_circ_brev_intrinsics.h
15.59
KB
-rw-r--r--
2025-07-08 23:06
hexagon_protos.h
374.42
KB
-rw-r--r--
2025-07-08 23:06
hexagon_types.h
130.38
KB
-rw-r--r--
2025-07-08 23:06
hresetintrin.h
1.36
KB
-rw-r--r--
2025-07-08 23:06
htmintrin.h
6.14
KB
-rw-r--r--
2025-07-08 23:06
htmxlintrin.h
9.01
KB
-rw-r--r--
2025-07-08 23:06
hvx_hexagon_protos.h
275.18
KB
-rw-r--r--
2025-07-08 23:06
ia32intrin.h
25.38
KB
-rw-r--r--
2025-07-08 23:06
immintrin.h
25.46
KB
-rw-r--r--
2025-07-08 23:06
intrin.h
18.16
KB
-rw-r--r--
2025-07-08 23:06
intrin0.h
13.76
KB
-rw-r--r--
2025-07-08 23:06
inttypes.h
2.37
KB
-rw-r--r--
2025-07-08 23:06
invpcidintrin.h
764
B
-rw-r--r--
2025-07-08 23:06
iso646.h
763
B
-rw-r--r--
2025-07-08 23:06
keylockerintrin.h
17.85
KB
-rw-r--r--
2025-07-08 23:06
larchintrin.h
8.5
KB
-rw-r--r--
2025-07-08 23:06
lasxintrin.h
142.14
KB
-rw-r--r--
2025-07-08 23:06
limits.h
3.71
KB
-rw-r--r--
2025-07-08 23:06
lsxintrin.h
134.7
KB
-rw-r--r--
2025-07-08 23:06
lwpintrin.h
5
KB
-rw-r--r--
2025-07-08 23:06
lzcntintrin.h
3.45
KB
-rw-r--r--
2025-07-08 23:06
mm3dnow.h
729
B
-rw-r--r--
2025-07-08 23:06
mm_malloc.h
1.88
KB
-rw-r--r--
2025-07-08 23:06
mmintrin.h
58.6
KB
-rw-r--r--
2025-07-08 23:06
module.modulemap
6.47
KB
-rw-r--r--
2025-07-08 23:06
movdirintrin.h
1.57
KB
-rw-r--r--
2025-07-08 23:06
movrs_avx10_2_512intrin.h
3.88
KB
-rw-r--r--
2025-07-08 23:06
movrs_avx10_2intrin.h
6.87
KB
-rw-r--r--
2025-07-08 23:06
movrsintrin.h
1.98
KB
-rw-r--r--
2025-07-08 23:06
msa.h
25.01
KB
-rw-r--r--
2025-07-08 23:06
mwaitxintrin.h
2.19
KB
-rw-r--r--
2025-07-08 23:06
nmmintrin.h
709
B
-rw-r--r--
2025-07-08 23:06
nvptxintrin.h
7.42
KB
-rw-r--r--
2025-07-08 23:06
omp-tools.h
50.86
KB
-rw-r--r--
2025-09-17 20:37
omp.h
23.36
KB
-rw-r--r--
2025-09-17 20:37
ompt-multiplex.h
51.11
KB
-rw-r--r--
2025-07-08 23:06
ompt.h
50.86
KB
-rw-r--r--
2025-09-17 20:37
ompx.h
7.38
KB
-rw-r--r--
2025-09-17 20:37
opencl-c-base.h
30.94
KB
-rw-r--r--
2025-07-08 23:06
opencl-c.h
874.98
KB
-rw-r--r--
2025-07-08 23:06
pconfigintrin.h
1.19
KB
-rw-r--r--
2025-07-08 23:06
pkuintrin.h
934
B
-rw-r--r--
2025-07-08 23:06
pmmintrin.h
11.12
KB
-rw-r--r--
2025-07-08 23:06
popcntintrin.h
1.9
KB
-rw-r--r--
2025-07-08 23:06
prfchiintrin.h
2.02
KB
-rw-r--r--
2025-07-08 23:06
prfchwintrin.h
2.06
KB
-rw-r--r--
2025-07-08 23:06
ptrauth.h
15.61
KB
-rw-r--r--
2025-07-08 23:06
ptwriteintrin.h
1.05
KB
-rw-r--r--
2025-07-08 23:06
raointintrin.h
6.59
KB
-rw-r--r--
2025-07-08 23:06
rdpruintrin.h
1.59
KB
-rw-r--r--
2025-07-08 23:06
rdseedintrin.h
2.85
KB
-rw-r--r--
2025-07-08 23:06
riscv_bitmanip.h
5.59
KB
-rw-r--r--
2025-07-08 23:06
riscv_corev_alu.h
3.94
KB
-rw-r--r--
2025-07-08 23:06
riscv_crypto.h
5.09
KB
-rw-r--r--
2025-07-08 23:06
riscv_ntlh.h
744
B
-rw-r--r--
2025-07-08 23:06
riscv_vector.h
17.11
KB
-rw-r--r--
2025-09-17 20:11
rtmintrin.h
1.25
KB
-rw-r--r--
2025-07-08 23:06
s390intrin.h
604
B
-rw-r--r--
2025-07-08 23:06
serializeintrin.h
881
B
-rw-r--r--
2025-07-08 23:06
sgxintrin.h
1.77
KB
-rw-r--r--
2025-07-08 23:06
sha512intrin.h
5.95
KB
-rw-r--r--
2025-07-08 23:06
shaintrin.h
7.37
KB
-rw-r--r--
2025-07-08 23:06
sifive_vector.h
6.88
KB
-rw-r--r--
2025-07-08 23:06
sm3intrin.h
7.29
KB
-rw-r--r--
2025-07-08 23:06
sm4evexintrin.h
1.17
KB
-rw-r--r--
2025-07-08 23:06
sm4intrin.h
8.2
KB
-rw-r--r--
2025-07-08 23:06
smmintrin.h
99.34
KB
-rw-r--r--
2025-07-08 23:06
stdalign.h
756
B
-rw-r--r--
2025-07-08 23:06
stdarg.h
2.44
KB
-rw-r--r--
2025-07-08 23:06
stdatomic.h
8.46
KB
-rw-r--r--
2025-07-08 23:06
stdbool.h
1.14
KB
-rw-r--r--
2025-07-08 23:06
stdckdint.h
1.63
KB
-rw-r--r--
2025-07-08 23:06
stddef.h
4.93
KB
-rw-r--r--
2025-07-08 23:06
stdint.h
30.33
KB
-rw-r--r--
2025-07-08 23:06
stdnoreturn.h
1.29
KB
-rw-r--r--
2025-07-08 23:06
tbmintrin.h
3.42
KB
-rw-r--r--
2025-07-08 23:06
tgmath.h
29.68
KB
-rw-r--r--
2025-07-08 23:06
tmmintrin.h
31.18
KB
-rw-r--r--
2025-07-08 23:06
tsxldtrkintrin.h
1.97
KB
-rw-r--r--
2025-07-08 23:06
uintrintrin.h
4.96
KB
-rw-r--r--
2025-07-08 23:06
unwind.h
11.21
KB
-rw-r--r--
2025-07-08 23:06
usermsrintrin.h
1.54
KB
-rw-r--r--
2025-07-08 23:06
vadefs.h
1.39
KB
-rw-r--r--
2025-07-08 23:06
vaesintrin.h
2.61
KB
-rw-r--r--
2025-07-08 23:06
varargs.h
584
B
-rw-r--r--
2025-07-08 23:06
vecintrin.h
419.23
KB
-rw-r--r--
2025-07-08 23:06
velintrin.h
2.1
KB
-rw-r--r--
2025-07-08 23:06
velintrin_approx.h
3.54
KB
-rw-r--r--
2025-07-08 23:06
velintrin_gen.h
69.06
KB
-rw-r--r--
2025-07-08 23:06
vpclmulqdqintrin.h
1.06
KB
-rw-r--r--
2025-07-08 23:06
waitpkgintrin.h
1.33
KB
-rw-r--r--
2025-07-08 23:06
wasm_simd128.h
81.71
KB
-rw-r--r--
2025-07-08 23:06
wbnoinvdintrin.h
749
B
-rw-r--r--
2025-07-08 23:06
wmmintrin.h
659
B
-rw-r--r--
2025-07-08 23:06
x86gprintrin.h
2.22
KB
-rw-r--r--
2025-07-08 23:06
x86intrin.h
1.38
KB
-rw-r--r--
2025-07-08 23:06
xmmintrin.h
117.43
KB
-rw-r--r--
2025-07-08 23:06
xopintrin.h
19.96
KB
-rw-r--r--
2025-07-08 23:06
xsavecintrin.h
2.51
KB
-rw-r--r--
2025-07-08 23:06
xsaveintrin.h
1.64
KB
-rw-r--r--
2025-07-08 23:06
xsaveoptintrin.h
1
KB
-rw-r--r--
2025-07-08 23:06
xsavesintrin.h
1.24
KB
-rw-r--r--
2025-07-08 23:06
xtestintrin.h
873
B
-rw-r--r--
2025-07-08 23:06
yvals_core.h
687
B
-rw-r--r--
2025-07-08 23:06
Save
Rename
/*===---- riscv_vector.h - RISC-V V-extension RVVIntrinsics -------------------=== * * * Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. * See https://llvm.org/LICENSE.txt for license information. * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception * *===-----------------------------------------------------------------------=== */ #ifndef __RISCV_VECTOR_H #define __RISCV_VECTOR_H #include <stdint.h> #include <stddef.h> #ifdef __cplusplus extern "C" { #endif #pragma clang riscv intrinsic vector enum __RISCV_FRM { __RISCV_FRM_RNE = 0, __RISCV_FRM_RTZ = 1, __RISCV_FRM_RDN = 2, __RISCV_FRM_RUP = 3, __RISCV_FRM_RMM = 4, }; #define __riscv_vlenb() __builtin_rvv_vlenb() #define __riscv_vsetvl_e8mf4(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 6) #define __riscv_vsetvl_e8mf2(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 7) #define __riscv_vsetvl_e8m1(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 0) #define __riscv_vsetvl_e8m2(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 1) #define __riscv_vsetvl_e8m4(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 2) #define __riscv_vsetvl_e8m8(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 3) #define __riscv_vsetvl_e16mf2(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 7) #define __riscv_vsetvl_e16m1(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 0) #define __riscv_vsetvl_e16m2(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 1) #define __riscv_vsetvl_e16m4(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 2) #define __riscv_vsetvl_e16m8(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 3) #define __riscv_vsetvl_e32m1(avl) __builtin_rvv_vsetvli((size_t)(avl), 2, 0) #define __riscv_vsetvl_e32m2(avl) __builtin_rvv_vsetvli((size_t)(avl), 2, 1) #define __riscv_vsetvl_e32m4(avl) __builtin_rvv_vsetvli((size_t)(avl), 2, 2) #define __riscv_vsetvl_e32m8(avl) __builtin_rvv_vsetvli((size_t)(avl), 2, 3) #if __riscv_v_elen >= 64 #define __riscv_vsetvl_e8mf8(avl) __builtin_rvv_vsetvli((size_t)(avl), 0, 5) #define __riscv_vsetvl_e16mf4(avl) __builtin_rvv_vsetvli((size_t)(avl), 1, 6) #define __riscv_vsetvl_e32mf2(avl) __builtin_rvv_vsetvli((size_t)(avl), 2, 7) #define __riscv_vsetvl_e64m1(avl) __builtin_rvv_vsetvli((size_t)(avl), 3, 0) #define __riscv_vsetvl_e64m2(avl) __builtin_rvv_vsetvli((size_t)(avl), 3, 1) #define __riscv_vsetvl_e64m4(avl) __builtin_rvv_vsetvli((size_t)(avl), 3, 2) #define __riscv_vsetvl_e64m8(avl) __builtin_rvv_vsetvli((size_t)(avl), 3, 3) #endif #define __riscv_vsetvlmax_e8mf4() __builtin_rvv_vsetvlimax(0, 6) #define __riscv_vsetvlmax_e8mf2() __builtin_rvv_vsetvlimax(0, 7) #define __riscv_vsetvlmax_e8m1() __builtin_rvv_vsetvlimax(0, 0) #define __riscv_vsetvlmax_e8m2() __builtin_rvv_vsetvlimax(0, 1) #define __riscv_vsetvlmax_e8m4() __builtin_rvv_vsetvlimax(0, 2) #define __riscv_vsetvlmax_e8m8() __builtin_rvv_vsetvlimax(0, 3) #define __riscv_vsetvlmax_e16mf2() __builtin_rvv_vsetvlimax(1, 7) #define __riscv_vsetvlmax_e16m1() __builtin_rvv_vsetvlimax(1, 0) #define __riscv_vsetvlmax_e16m2() __builtin_rvv_vsetvlimax(1, 1) #define __riscv_vsetvlmax_e16m4() __builtin_rvv_vsetvlimax(1, 2) #define __riscv_vsetvlmax_e16m8() __builtin_rvv_vsetvlimax(1, 3) #define __riscv_vsetvlmax_e32m1() __builtin_rvv_vsetvlimax(2, 0) #define __riscv_vsetvlmax_e32m2() __builtin_rvv_vsetvlimax(2, 1) #define __riscv_vsetvlmax_e32m4() __builtin_rvv_vsetvlimax(2, 2) #define __riscv_vsetvlmax_e32m8() __builtin_rvv_vsetvlimax(2, 3) #if __riscv_v_elen >= 64 #define __riscv_vsetvlmax_e8mf8() __builtin_rvv_vsetvlimax(0, 5) #define __riscv_vsetvlmax_e16mf4() __builtin_rvv_vsetvlimax(1, 6) #define __riscv_vsetvlmax_e32mf2() __builtin_rvv_vsetvlimax(2, 7) #define __riscv_vsetvlmax_e64m1() __builtin_rvv_vsetvlimax(3, 0) #define __riscv_vsetvlmax_e64m2() __builtin_rvv_vsetvlimax(3, 1) #define __riscv_vsetvlmax_e64m4() __builtin_rvv_vsetvlimax(3, 2) #define __riscv_vsetvlmax_e64m8() __builtin_rvv_vsetvlimax(3, 3) #endif enum __RISCV_VXRM { __RISCV_VXRM_RNU = 0, __RISCV_VXRM_RNE = 1, __RISCV_VXRM_RDN = 2, __RISCV_VXRM_ROD = 3, }; typedef __rvv_bool64_t vbool64_t; typedef __rvv_bool32_t vbool32_t; typedef __rvv_bool16_t vbool16_t; typedef __rvv_bool8_t vbool8_t; typedef __rvv_bool4_t vbool4_t; typedef __rvv_bool2_t vbool2_t; typedef __rvv_bool1_t vbool1_t; typedef __rvv_int8mf8_t vint8mf8_t; typedef __rvv_uint8mf8_t vuint8mf8_t; typedef __rvv_int8mf8x2_t vint8mf8x2_t; typedef __rvv_uint8mf8x2_t vuint8mf8x2_t; typedef __rvv_int8mf8x3_t vint8mf8x3_t; typedef __rvv_uint8mf8x3_t vuint8mf8x3_t; typedef __rvv_int8mf8x4_t vint8mf8x4_t; typedef __rvv_uint8mf8x4_t vuint8mf8x4_t; typedef __rvv_int8mf8x5_t vint8mf8x5_t; typedef __rvv_uint8mf8x5_t vuint8mf8x5_t; typedef __rvv_int8mf8x6_t vint8mf8x6_t; typedef __rvv_uint8mf8x6_t vuint8mf8x6_t; typedef __rvv_int8mf8x7_t vint8mf8x7_t; typedef __rvv_uint8mf8x7_t vuint8mf8x7_t; typedef __rvv_int8mf8x8_t vint8mf8x8_t; typedef __rvv_uint8mf8x8_t vuint8mf8x8_t; typedef __rvv_int8mf4_t vint8mf4_t; typedef __rvv_uint8mf4_t vuint8mf4_t; typedef __rvv_int8mf4x2_t vint8mf4x2_t; typedef __rvv_uint8mf4x2_t vuint8mf4x2_t; typedef __rvv_int8mf4x3_t vint8mf4x3_t; typedef __rvv_uint8mf4x3_t vuint8mf4x3_t; typedef __rvv_int8mf4x4_t vint8mf4x4_t; typedef __rvv_uint8mf4x4_t vuint8mf4x4_t; typedef __rvv_int8mf4x5_t vint8mf4x5_t; typedef __rvv_uint8mf4x5_t vuint8mf4x5_t; typedef __rvv_int8mf4x6_t vint8mf4x6_t; typedef __rvv_uint8mf4x6_t vuint8mf4x6_t; typedef __rvv_int8mf4x7_t vint8mf4x7_t; typedef __rvv_uint8mf4x7_t vuint8mf4x7_t; typedef __rvv_int8mf4x8_t vint8mf4x8_t; typedef __rvv_uint8mf4x8_t vuint8mf4x8_t; typedef __rvv_int8mf2_t vint8mf2_t; typedef __rvv_uint8mf2_t vuint8mf2_t; typedef __rvv_int8mf2x2_t vint8mf2x2_t; typedef __rvv_uint8mf2x2_t vuint8mf2x2_t; typedef __rvv_int8mf2x3_t vint8mf2x3_t; typedef __rvv_uint8mf2x3_t vuint8mf2x3_t; typedef __rvv_int8mf2x4_t vint8mf2x4_t; typedef __rvv_uint8mf2x4_t vuint8mf2x4_t; typedef __rvv_int8mf2x5_t vint8mf2x5_t; typedef __rvv_uint8mf2x5_t vuint8mf2x5_t; typedef __rvv_int8mf2x6_t vint8mf2x6_t; typedef __rvv_uint8mf2x6_t vuint8mf2x6_t; typedef __rvv_int8mf2x7_t vint8mf2x7_t; typedef __rvv_uint8mf2x7_t vuint8mf2x7_t; typedef __rvv_int8mf2x8_t vint8mf2x8_t; typedef __rvv_uint8mf2x8_t vuint8mf2x8_t; typedef __rvv_int8m1_t vint8m1_t; typedef __rvv_uint8m1_t vuint8m1_t; typedef __rvv_int8m1x2_t vint8m1x2_t; typedef __rvv_uint8m1x2_t vuint8m1x2_t; typedef __rvv_int8m1x3_t vint8m1x3_t; typedef __rvv_uint8m1x3_t vuint8m1x3_t; typedef __rvv_int8m1x4_t vint8m1x4_t; typedef __rvv_uint8m1x4_t vuint8m1x4_t; typedef __rvv_int8m1x5_t vint8m1x5_t; typedef __rvv_uint8m1x5_t vuint8m1x5_t; typedef __rvv_int8m1x6_t vint8m1x6_t; typedef __rvv_uint8m1x6_t vuint8m1x6_t; typedef __rvv_int8m1x7_t vint8m1x7_t; typedef __rvv_uint8m1x7_t vuint8m1x7_t; typedef __rvv_int8m1x8_t vint8m1x8_t; typedef __rvv_uint8m1x8_t vuint8m1x8_t; typedef __rvv_int8m2_t vint8m2_t; typedef __rvv_uint8m2_t vuint8m2_t; typedef __rvv_int8m2x2_t vint8m2x2_t; typedef __rvv_uint8m2x2_t vuint8m2x2_t; typedef __rvv_int8m2x3_t vint8m2x3_t; typedef __rvv_uint8m2x3_t vuint8m2x3_t; typedef __rvv_int8m2x4_t vint8m2x4_t; typedef __rvv_uint8m2x4_t vuint8m2x4_t; typedef __rvv_int8m4_t vint8m4_t; typedef __rvv_uint8m4_t vuint8m4_t; typedef __rvv_int8m4x2_t vint8m4x2_t; typedef __rvv_uint8m4x2_t vuint8m4x2_t; typedef __rvv_int8m8_t vint8m8_t; typedef __rvv_uint8m8_t vuint8m8_t; typedef __rvv_int16mf4_t vint16mf4_t; typedef __rvv_uint16mf4_t vuint16mf4_t; typedef __rvv_int16mf4x2_t vint16mf4x2_t; typedef __rvv_uint16mf4x2_t vuint16mf4x2_t; typedef __rvv_int16mf4x3_t vint16mf4x3_t; typedef __rvv_uint16mf4x3_t vuint16mf4x3_t; typedef __rvv_int16mf4x4_t vint16mf4x4_t; typedef __rvv_uint16mf4x4_t vuint16mf4x4_t; typedef __rvv_int16mf4x5_t vint16mf4x5_t; typedef __rvv_uint16mf4x5_t vuint16mf4x5_t; typedef __rvv_int16mf4x6_t vint16mf4x6_t; typedef __rvv_uint16mf4x6_t vuint16mf4x6_t; typedef __rvv_int16mf4x7_t vint16mf4x7_t; typedef __rvv_uint16mf4x7_t vuint16mf4x7_t; typedef __rvv_int16mf4x8_t vint16mf4x8_t; typedef __rvv_uint16mf4x8_t vuint16mf4x8_t; typedef __rvv_int16mf2_t vint16mf2_t; typedef __rvv_uint16mf2_t vuint16mf2_t; typedef __rvv_int16mf2x2_t vint16mf2x2_t; typedef __rvv_uint16mf2x2_t vuint16mf2x2_t; typedef __rvv_int16mf2x3_t vint16mf2x3_t; typedef __rvv_uint16mf2x3_t vuint16mf2x3_t; typedef __rvv_int16mf2x4_t vint16mf2x4_t; typedef __rvv_uint16mf2x4_t vuint16mf2x4_t; typedef __rvv_int16mf2x5_t vint16mf2x5_t; typedef __rvv_uint16mf2x5_t vuint16mf2x5_t; typedef __rvv_int16mf2x6_t vint16mf2x6_t; typedef __rvv_uint16mf2x6_t vuint16mf2x6_t; typedef __rvv_int16mf2x7_t vint16mf2x7_t; typedef __rvv_uint16mf2x7_t vuint16mf2x7_t; typedef __rvv_int16mf2x8_t vint16mf2x8_t; typedef __rvv_uint16mf2x8_t vuint16mf2x8_t; typedef __rvv_int16m1_t vint16m1_t; typedef __rvv_uint16m1_t vuint16m1_t; typedef __rvv_int16m1x2_t vint16m1x2_t; typedef __rvv_uint16m1x2_t vuint16m1x2_t; typedef __rvv_int16m1x3_t vint16m1x3_t; typedef __rvv_uint16m1x3_t vuint16m1x3_t; typedef __rvv_int16m1x4_t vint16m1x4_t; typedef __rvv_uint16m1x4_t vuint16m1x4_t; typedef __rvv_int16m1x5_t vint16m1x5_t; typedef __rvv_uint16m1x5_t vuint16m1x5_t; typedef __rvv_int16m1x6_t vint16m1x6_t; typedef __rvv_uint16m1x6_t vuint16m1x6_t; typedef __rvv_int16m1x7_t vint16m1x7_t; typedef __rvv_uint16m1x7_t vuint16m1x7_t; typedef __rvv_int16m1x8_t vint16m1x8_t; typedef __rvv_uint16m1x8_t vuint16m1x8_t; typedef __rvv_int16m2_t vint16m2_t; typedef __rvv_uint16m2_t vuint16m2_t; typedef __rvv_int16m2x2_t vint16m2x2_t; typedef __rvv_uint16m2x2_t vuint16m2x2_t; typedef __rvv_int16m2x3_t vint16m2x3_t; typedef __rvv_uint16m2x3_t vuint16m2x3_t; typedef __rvv_int16m2x4_t vint16m2x4_t; typedef __rvv_uint16m2x4_t vuint16m2x4_t; typedef __rvv_int16m4_t vint16m4_t; typedef __rvv_uint16m4_t vuint16m4_t; typedef __rvv_int16m4x2_t vint16m4x2_t; typedef __rvv_uint16m4x2_t vuint16m4x2_t; typedef __rvv_int16m8_t vint16m8_t; typedef __rvv_uint16m8_t vuint16m8_t; typedef __rvv_int32mf2_t vint32mf2_t; typedef __rvv_uint32mf2_t vuint32mf2_t; typedef __rvv_int32mf2x2_t vint32mf2x2_t; typedef __rvv_uint32mf2x2_t vuint32mf2x2_t; typedef __rvv_int32mf2x3_t vint32mf2x3_t; typedef __rvv_uint32mf2x3_t vuint32mf2x3_t; typedef __rvv_int32mf2x4_t vint32mf2x4_t; typedef __rvv_uint32mf2x4_t vuint32mf2x4_t; typedef __rvv_int32mf2x5_t vint32mf2x5_t; typedef __rvv_uint32mf2x5_t vuint32mf2x5_t; typedef __rvv_int32mf2x6_t vint32mf2x6_t; typedef __rvv_uint32mf2x6_t vuint32mf2x6_t; typedef __rvv_int32mf2x7_t vint32mf2x7_t; typedef __rvv_uint32mf2x7_t vuint32mf2x7_t; typedef __rvv_int32mf2x8_t vint32mf2x8_t; typedef __rvv_uint32mf2x8_t vuint32mf2x8_t; typedef __rvv_int32m1_t vint32m1_t; typedef __rvv_uint32m1_t vuint32m1_t; typedef __rvv_int32m1x2_t vint32m1x2_t; typedef __rvv_uint32m1x2_t vuint32m1x2_t; typedef __rvv_int32m1x3_t vint32m1x3_t; typedef __rvv_uint32m1x3_t vuint32m1x3_t; typedef __rvv_int32m1x4_t vint32m1x4_t; typedef __rvv_uint32m1x4_t vuint32m1x4_t; typedef __rvv_int32m1x5_t vint32m1x5_t; typedef __rvv_uint32m1x5_t vuint32m1x5_t; typedef __rvv_int32m1x6_t vint32m1x6_t; typedef __rvv_uint32m1x6_t vuint32m1x6_t; typedef __rvv_int32m1x7_t vint32m1x7_t; typedef __rvv_uint32m1x7_t vuint32m1x7_t; typedef __rvv_int32m1x8_t vint32m1x8_t; typedef __rvv_uint32m1x8_t vuint32m1x8_t; typedef __rvv_int32m2_t vint32m2_t; typedef __rvv_uint32m2_t vuint32m2_t; typedef __rvv_int32m2x2_t vint32m2x2_t; typedef __rvv_uint32m2x2_t vuint32m2x2_t; typedef __rvv_int32m2x3_t vint32m2x3_t; typedef __rvv_uint32m2x3_t vuint32m2x3_t; typedef __rvv_int32m2x4_t vint32m2x4_t; typedef __rvv_uint32m2x4_t vuint32m2x4_t; typedef __rvv_int32m4_t vint32m4_t; typedef __rvv_uint32m4_t vuint32m4_t; typedef __rvv_int32m4x2_t vint32m4x2_t; typedef __rvv_uint32m4x2_t vuint32m4x2_t; typedef __rvv_int32m8_t vint32m8_t; typedef __rvv_uint32m8_t vuint32m8_t; typedef __rvv_int64m1_t vint64m1_t; typedef __rvv_uint64m1_t vuint64m1_t; typedef __rvv_int64m1x2_t vint64m1x2_t; typedef __rvv_uint64m1x2_t vuint64m1x2_t; typedef __rvv_int64m1x3_t vint64m1x3_t; typedef __rvv_uint64m1x3_t vuint64m1x3_t; typedef __rvv_int64m1x4_t vint64m1x4_t; typedef __rvv_uint64m1x4_t vuint64m1x4_t; typedef __rvv_int64m1x5_t vint64m1x5_t; typedef __rvv_uint64m1x5_t vuint64m1x5_t; typedef __rvv_int64m1x6_t vint64m1x6_t; typedef __rvv_uint64m1x6_t vuint64m1x6_t; typedef __rvv_int64m1x7_t vint64m1x7_t; typedef __rvv_uint64m1x7_t vuint64m1x7_t; typedef __rvv_int64m1x8_t vint64m1x8_t; typedef __rvv_uint64m1x8_t vuint64m1x8_t; typedef __rvv_int64m2_t vint64m2_t; typedef __rvv_uint64m2_t vuint64m2_t; typedef __rvv_int64m2x2_t vint64m2x2_t; typedef __rvv_uint64m2x2_t vuint64m2x2_t; typedef __rvv_int64m2x3_t vint64m2x3_t; typedef __rvv_uint64m2x3_t vuint64m2x3_t; typedef __rvv_int64m2x4_t vint64m2x4_t; typedef __rvv_uint64m2x4_t vuint64m2x4_t; typedef __rvv_int64m4_t vint64m4_t; typedef __rvv_uint64m4_t vuint64m4_t; typedef __rvv_int64m4x2_t vint64m4x2_t; typedef __rvv_uint64m4x2_t vuint64m4x2_t; typedef __rvv_int64m8_t vint64m8_t; typedef __rvv_uint64m8_t vuint64m8_t; typedef __rvv_float16mf4_t vfloat16mf4_t; typedef __rvv_float16mf4x2_t vfloat16mf4x2_t; typedef __rvv_float16mf4x3_t vfloat16mf4x3_t; typedef __rvv_float16mf4x4_t vfloat16mf4x4_t; typedef __rvv_float16mf4x5_t vfloat16mf4x5_t; typedef __rvv_float16mf4x6_t vfloat16mf4x6_t; typedef __rvv_float16mf4x7_t vfloat16mf4x7_t; typedef __rvv_float16mf4x8_t vfloat16mf4x8_t; typedef __rvv_float16mf2_t vfloat16mf2_t; typedef __rvv_float16mf2x2_t vfloat16mf2x2_t; typedef __rvv_float16mf2x3_t vfloat16mf2x3_t; typedef __rvv_float16mf2x4_t vfloat16mf2x4_t; typedef __rvv_float16mf2x5_t vfloat16mf2x5_t; typedef __rvv_float16mf2x6_t vfloat16mf2x6_t; typedef __rvv_float16mf2x7_t vfloat16mf2x7_t; typedef __rvv_float16mf2x8_t vfloat16mf2x8_t; typedef __rvv_float16m1_t vfloat16m1_t; typedef __rvv_float16m1x2_t vfloat16m1x2_t; typedef __rvv_float16m1x3_t vfloat16m1x3_t; typedef __rvv_float16m1x4_t vfloat16m1x4_t; typedef __rvv_float16m1x5_t vfloat16m1x5_t; typedef __rvv_float16m1x6_t vfloat16m1x6_t; typedef __rvv_float16m1x7_t vfloat16m1x7_t; typedef __rvv_float16m1x8_t vfloat16m1x8_t; typedef __rvv_float16m2_t vfloat16m2_t; typedef __rvv_float16m2x2_t vfloat16m2x2_t; typedef __rvv_float16m2x3_t vfloat16m2x3_t; typedef __rvv_float16m2x4_t vfloat16m2x4_t; typedef __rvv_float16m4_t vfloat16m4_t; typedef __rvv_float16m4x2_t vfloat16m4x2_t; typedef __rvv_float16m8_t vfloat16m8_t; typedef __rvv_float32mf2_t vfloat32mf2_t; typedef __rvv_float32mf2x2_t vfloat32mf2x2_t; typedef __rvv_float32mf2x3_t vfloat32mf2x3_t; typedef __rvv_float32mf2x4_t vfloat32mf2x4_t; typedef __rvv_float32mf2x5_t vfloat32mf2x5_t; typedef __rvv_float32mf2x6_t vfloat32mf2x6_t; typedef __rvv_float32mf2x7_t vfloat32mf2x7_t; typedef __rvv_float32mf2x8_t vfloat32mf2x8_t; typedef __rvv_float32m1_t vfloat32m1_t; typedef __rvv_float32m1x2_t vfloat32m1x2_t; typedef __rvv_float32m1x3_t vfloat32m1x3_t; typedef __rvv_float32m1x4_t vfloat32m1x4_t; typedef __rvv_float32m1x5_t vfloat32m1x5_t; typedef __rvv_float32m1x6_t vfloat32m1x6_t; typedef __rvv_float32m1x7_t vfloat32m1x7_t; typedef __rvv_float32m1x8_t vfloat32m1x8_t; typedef __rvv_float32m2_t vfloat32m2_t; typedef __rvv_float32m2x2_t vfloat32m2x2_t; typedef __rvv_float32m2x3_t vfloat32m2x3_t; typedef __rvv_float32m2x4_t vfloat32m2x4_t; typedef __rvv_float32m4_t vfloat32m4_t; typedef __rvv_float32m4x2_t vfloat32m4x2_t; typedef __rvv_float32m8_t vfloat32m8_t; typedef __rvv_float64m1_t vfloat64m1_t; typedef __rvv_float64m1x2_t vfloat64m1x2_t; typedef __rvv_float64m1x3_t vfloat64m1x3_t; typedef __rvv_float64m1x4_t vfloat64m1x4_t; typedef __rvv_float64m1x5_t vfloat64m1x5_t; typedef __rvv_float64m1x6_t vfloat64m1x6_t; typedef __rvv_float64m1x7_t vfloat64m1x7_t; typedef __rvv_float64m1x8_t vfloat64m1x8_t; typedef __rvv_float64m2_t vfloat64m2_t; typedef __rvv_float64m2x2_t vfloat64m2x2_t; typedef __rvv_float64m2x3_t vfloat64m2x3_t; typedef __rvv_float64m2x4_t vfloat64m2x4_t; typedef __rvv_float64m4_t vfloat64m4_t; typedef __rvv_float64m4x2_t vfloat64m4x2_t; typedef __rvv_float64m8_t vfloat64m8_t; typedef __rvv_bfloat16mf4_t vbfloat16mf4_t; typedef __rvv_bfloat16mf4x2_t vbfloat16mf4x2_t; typedef __rvv_bfloat16mf4x3_t vbfloat16mf4x3_t; typedef __rvv_bfloat16mf4x4_t vbfloat16mf4x4_t; typedef __rvv_bfloat16mf4x5_t vbfloat16mf4x5_t; typedef __rvv_bfloat16mf4x6_t vbfloat16mf4x6_t; typedef __rvv_bfloat16mf4x7_t vbfloat16mf4x7_t; typedef __rvv_bfloat16mf4x8_t vbfloat16mf4x8_t; typedef __rvv_bfloat16mf2_t vbfloat16mf2_t; typedef __rvv_bfloat16mf2x2_t vbfloat16mf2x2_t; typedef __rvv_bfloat16mf2x3_t vbfloat16mf2x3_t; typedef __rvv_bfloat16mf2x4_t vbfloat16mf2x4_t; typedef __rvv_bfloat16mf2x5_t vbfloat16mf2x5_t; typedef __rvv_bfloat16mf2x6_t vbfloat16mf2x6_t; typedef __rvv_bfloat16mf2x7_t vbfloat16mf2x7_t; typedef __rvv_bfloat16mf2x8_t vbfloat16mf2x8_t; typedef __rvv_bfloat16m1_t vbfloat16m1_t; typedef __rvv_bfloat16m1x2_t vbfloat16m1x2_t; typedef __rvv_bfloat16m1x3_t vbfloat16m1x3_t; typedef __rvv_bfloat16m1x4_t vbfloat16m1x4_t; typedef __rvv_bfloat16m1x5_t vbfloat16m1x5_t; typedef __rvv_bfloat16m1x6_t vbfloat16m1x6_t; typedef __rvv_bfloat16m1x7_t vbfloat16m1x7_t; typedef __rvv_bfloat16m1x8_t vbfloat16m1x8_t; typedef __rvv_bfloat16m2_t vbfloat16m2_t; typedef __rvv_bfloat16m2x2_t vbfloat16m2x2_t; typedef __rvv_bfloat16m2x3_t vbfloat16m2x3_t; typedef __rvv_bfloat16m2x4_t vbfloat16m2x4_t; typedef __rvv_bfloat16m4_t vbfloat16m4_t; typedef __rvv_bfloat16m4x2_t vbfloat16m4x2_t; typedef __rvv_bfloat16m8_t vbfloat16m8_t; #ifdef __cplusplus } #endif // __cplusplus #endif // __RISCV_VECTOR_H